
7
FIGURE 4A.
FIGURE 4B.
FIGURE 4. OUTPUT ENABLE/DISABLE TIMING DIAGRAM
FIGURE 5. GENERAL TIMING LOAD CIRCUIT
Timing Diagrams (Continued)
OEL OR OEM
D0 - D3 OR D4 - D11
HIGH
tDIS
tEN
50%
10%
90%
TO LOW
TO
PIN
OUTPUT
IMPEDANCE
HIGH IMPEDANCE
TO HIGH
-1.6mA
1.6mA
50pF
+2.1V
-400
A
1.6mA
50pF
+2.1V
HI5812